


PADME Coffelake Block Diagram

Project Code: 4PD0DY010001
PCB(Raw Card): 17870-SB



External Connector/Socket
Internal Connector/Socket
Switch

PCB Layer Stackup	
10 Layers FR4	
L1:Component	
L2:GND	
L3:Signal 1	
L4:VCC	
L5:Signal 2	
L6:Signal 3	
L7:VCC	
L8:Signal 4	
L9:GND	
L10:Component	
Battery Charger/Selector	
BQ24780SRUYR 85	
VINT20	M-BAT-PWR
System DC/DC	
TPS51285B-1RUKR 86	
VINT20	VCCSM
VCCSM	VCC3M
DC/DC IMVP8	
NCP81215MNTXG 87	
VCCSM	VCC3M
DC/DC VCCCPUCORE	
NCP302045MNTXG 88	
VINT20	VCCCPUCORE
DC/DC VCCGFXCORE_I	
NCP302035MNTXG 90	
VINT20	VCCGFXCORE_I
DC/DC VCCSA	
NCP302035MNTXG 91	
VINT20	VCCSA
DC/DC VCCIR05_SUS	
NB693GQ-C669-Z 93	
VCCSM	VCCIR05_SUS
DC/DC VCCCPUIO	
NB694GD-C669-Z 92	
VCCSM	VCCCPUIO
DC/DC VCCIR2A	
TPS51716RUKR 95	
VINT20	VCCIR2A
DC/DC VCC2R5A	
NB695GD-C669-Z 96	
VCCSM	VCC2R5A
DC/DC VCC0R6B	
TPS51716RUKR 95	
VCCIR2A	VCC0R6B
DC/DC VCCIR8_SUS	
NB695GD-C669-Z 94	
VCCSM	VCCIR8_SUS
DC/DC VCCIR0VIDEO	
NB695GD-C669-Z 105	
VCCSM	VCCIR0VIDEO
DC/DC VCCGFXCORE_D	
NCP302045MNTXG 103	
VINT20	VCCGFXCORE_D
DC/DC VCCIR35VIDEO	
TPS51219RTER 104	
VINT20	VCCIR35VIDEO
LOAD SW VCCIR8VIDEO	
SSM6K504NU 106	
VCCIR8_SUS	VCCIR8VIDEO
LOAD SW VCCST	
TPS22971YZPR-GP 97	
VCCIR05_SUS	VCCST

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,....

DESCRIPTION

BOM control parts :
TEXT with PURPLE color near part reference



BOM control name
Part reference
Symbol name



CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic

ULT

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DESCRIPTION			
Size A4	Document Number PADME		Rev 1
Date: Monday, October 01, 2018		Sheet 2 of	110




ULT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU CFL-H DDR4 CH-B			
Size	Document Number		Rev
A3	PADME		1
Date: Monday, October 01, 2018		Sheet 4	of 110

Line Reverse : Depend on layout

Line Reverse : Depend on layout



ULT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CPU CFL-H PEG/DMI

Size
A4


Document Number

PADME

Rev
1

Date: Monday, October 01, 2018

Sheet 5 of 110






ULT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **CPU CFL-H DDI/EDP**

Size A4 Document Number **PADME** Rev 1

Date: Monday, October 01, 2018 Sheet 6 of 110



If VCCSTG is used instead of VCC1R05_SUS, VCCST_PWRGD will be off in Sleep S0 because VCCSTG may be turned off when in Sleep S0. Currently, VCCSTG is still on in Sleep S0 but we may change logic to turn off VCCSTG in sleep S0. (CT_20141216)



VCCST_PWRGD requirements

- 1) Indication that the VCCST/VDDQ power supplies are stable and within specification
- 2) VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST
- 3) VCCST_PWRGD can assert before or equal to PCH_PWROK, but must never lag it.




TABLE CFG[19:0] pin has internal Pull up to VCCCPUIO with 5-8 k ohm.

CFG[0] : Stall reset sequence after CPU PLL lock until de-asserted:
1 : No Stall <----- LOGIC
0 : Stall

CFG[2] : PEG Static Lane Reversal
1 : Normal Operation
0 : Lane Reversal <----- LOGIC

CFG[4] : eDP enable
1 : Disable
0 : Enable <----- LOGIC

CFG[6:5] : PEG Bifurcation, bus#:dev#:func#:0:1:0
11 : 1x16 <----- LOGIC

CFG[7] : PEG Training
1 : PEG Train immediately following RESET# deassertion <----- LOGIC
0 : PEG Wait for BIOS for training


CFG[19:8] : Reserved

For x16 Reversal Lanes - CFG[6/5/2] setting is 110
For x4 Reversal Lanes - CFG[6/5/2] setting is 000


ULT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title CPU CFL-H MISC/CLK/JTAG/CFG			
Size A3	Document Number	PADME	Rev 1
Date: Monday, October 01, 2018	Sheet 7	of	110



ULT




ULT




ULT


Title		CPU CFL-H VCCGT	
Size	Document Number	Rev	
A3	PADME	1	
Date:	Monday, October 01, 2018	Sheet	10 of 110

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Place 22uFx1 as close as possible to BGA (H28,J28)






HSIO Port	CM246	Net Name
Port0	USB3.1 #1	USB3P1
Port1	USB3.1 #2	USB3P2
Port2	USB3.1 #3	USB3P3
Port3	USB3.1 #4	N/A
Port4	USB3.1 #5	N/A
Port5	USB3.1 #6	N/A
Port6	USB3.1 #7 / PCIe #1	N/A
Port7	USB3.1 #8 / PCIe #2	N/A
Port8	USB3.1 #9 / PCIe #3	N/A
Port9	USB3.1 #10 / PCIe #4	N/A
Port10	PCIe #5 / GbE	N/A
Port11	PCIe #6	N/A
Port12	PCIe #7	N/A
Port13	PCIe #8	N/A
Port14	PCIe #9 / GbE	PCIE1213
Port15	PCIe #10	PCIE1212
Port16	PCIe #11 / SATA #0a	PCIE1211
Port17	PCIe #12 / SATA #1a / GbE	PCIE1210_SATA1A
Port18	PCIe #13 / SATA #0b / GbE	PCIE13
Port19	PCIe #14 / SATA #1b	N/A
Port20	PCIe #15	PCIE15
Port21	PCIe #16	PCIE16
Port22	PCIe #17 / SATA #4	PCIE1710_SATA4
Port23	PCIe #18 / SATA #5	PCIE1711
Port24	PCIe #19 / SATA #6	PCIE1712
Port25	PCIe #20 / SATA #7	PCIE1713
Port26	PCIe #21	PCIE2110
Port27	PCIe #22	PCIE2111
Port28	PCIe #23	PCIE2112
Port29	PCIe #24	PCIE2113

PCIe Port Assignment	
Port9	M.2 SSD0 (PCIe 13)
Port10	M.2 SSD0 (PCIe 12)
Port11	M.2 SSD0 (PCIe 11)
Port12	M.2 SSD0 (PCIe 10)
Port13	GbE PHY
Port14	N/A
Port15	WWAN
Port16	WWAN
Port17	M.2 SSD1 (PCIe 10)
Port18	M.2 SSD1 (PCIe 11)
Port19	M.2 SSD1 (PCIe 12)
Port20	M.2 SSD1 (PCIe 13)
Port21	Thunderbolt (PCIe 10)
Port22	Thunderbolt (PCIe 11)
Port23	Thunderbolt (PCIe 12)
Port24	Thunderbolt (PCIe 13)



USB2.0 Port Assignment	
Port1	System Port (AOU)
Port2	System Port
Port3	N/A
Port4	USB Type-C #1
Port5	N/A
Port6	N/A
Port7	USB Type-C #2
Port8	2D CAMERA
Port9	Fingerprint Reader
Port10	Touch Panel
Port11	Smart Card Reader
Port12	IR Camera
Port13	N/A
Port14	WLAN (Bluetooth)



USB2_COMP RES : Place within 1 inch
USB2_VBUSSENSE / USB2_ID
USB OTG FUNCTION SUPPORT

Planar ID Table			
Phase	ID2	ID1	ID0
EVT	0	0	1
FVT	0	1	0
SIT	0	1	1
SIT-R	1	0	0
SVT	1	0	1

ULT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH CNL-H DM/PCIe/USB

Size

A3

Document Number

PADME

Rev

1

Date

Monday, October 01, 2018


Sheet

15


of

110

SATA Port Assignment	
Port0a	N/A
Port1a	SATA SSD1
Port0b	N/A
Port1b	N/A
Port4	SATA SSD2
Port5	N/A



ID Strap		dGFX	VRAM
ID1	ID0		
0	0	Reserved	Reserved
0	1	N18P-Q3	4GB
1	0	N18P-Q1	4GB
1	1	N17P	4GB



HDA_SDO/I2S0_TXD Flash Descriptor Security Override	
HIGH	Disable Flash Descriptor Security (Override)
LOW	Enable Flash Descriptor Security (Default)

HDA_SDO is used to update the Descriptor and/or the ME regions of the SPI after MFG Done bit is set.

VCC3_SUS

R1704

1KR1J-GP

DY

VCC3_SUS

1KR1J-GP

HDA_SDO_R_R

R1708

0R1J-GP

DY


TP1701

TPAD14-OP-GP

TP1702

TPAD14-OP-GP


TEST PAD (BOTTOM SIDE)
DO NOT MOVE AFTER FIX




GPP_C5/SML0ALERT#(LPC or eSPI)	
HIGH	eSPI is selected
LOW	LPC is selected(Default)


GPP_C2/SMBALERT# (TLS Confidentiality)	
HIGH	Enable ME Crypto TLS with Confidentiality
LOW	Disable ME Crypto TLS(Default)

GPP_B23/SML1ALERT#/PCHHOT#(Intel DCI-OOB)	
HIGH	Enable Intel DCI-OOB
LOW	Disable Intel DCI-OOB (Default)



HIGH	Enable "TOP Swap" Mode
LOW	Disable "TOP Swap" Mode (Default by Internal PD)





ULT

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title PCH CNL-H DDI CONTROL			
Size A4	Document Number PADME		Rev 1
Date: Monday, October 01, 2018		Sheet 18 of 110	

USB 3.1 Port Assignment	
Port1	USB3.1 System Port (AOU)
Port2	USB3.1 System Port
Port3	Media Card Controller

System Port 1


System Port 2

74 USB3P1_SYSP1_TXN
74 USB3P1_SYSP1_TXP
74 USB3P1_SYSP1_RXN
74 USB3P1_SYSP1_RXP
74 USB3P2_SYSP2_TXN
74 USB3P2_SYSP2_TXP
74 USB3P2_SYSP2_RXN
74 USB3P2_SYSP2_RXP

61 USB3P3_MCR_TXP_I
61 USB3P3_MCR_TXN_I
61 USB3P3_MCR_RXP_I
61 USB3P3_MCR_RXN_I

PCH1F
F9 USB31_1_TXN
F7 USB31_1_TXP
D11 USB31_1_RXN
C11 USB31_1_RXP
C3 USB31_2_TXN
D4 USB31_2_TXP
B9 USB31_2_RXN
C9 USB31_2_RXP
C17 USB31_6_TXN
C16 USB31_6_TXP
G14 USB31_6_RXN
C15 USB31_6_RXP
F14 USB31_5_TXN
B15 USB31_5_TXP
J13 USB31_5_RXN
K13 USB31_5_RXP
G12 USB31_3_TXP
F11 USB31_3_TXN
C10 USB31_3_RXP
B10 USB31_3_RXN
C14 USB31_4_TXP
B14 USB31_4_TXP
J15 USB31_4_RXP
K16 USB31_4_RXN
CANON-LAKE-GP

GPP_A1/LAD0/ESPI_IO0
GPP_A2/LAD1/ESPI_IO1
GPP_A3/LAD2/ESPI_IO2
GPP_A4/LAD3/ESPI_IO3
GPP_A5/LFRAME#/ESPI_CS0#
GPP_A6/SERIRQ/ESPI_CS1#
GPP_A7/PIRQA#/ESPI_ALERT0#
GPP_A0/RCIN#/ESPI_ALERT1#
GPP_A14/SUS_STAT#/ESPI_RESET#
GPP_A9/CLKOUT_LPC0/ESPI_CLK
GPP_A10/CLKOUT_LPC1
GPP_K19/SMI#
GPP_K18/NMI#
GPP_E6/SATA_DEVSLP2
GPP_E5/SATA_DEVSLP1
GPP_E4/SATA_DEVSLP0
GPP_F9/SATA_DEVSLP7
GPP_F8/SATA_DEVSLP6
GPP_F7/SATA_DEVSLP5
GPP_F6/SATA_DEVSLP4
GPP_F5/SATA_DEVSLP3



LPC_AD0 68,77
LPC_AD1 68,77
LPC_AD2 68,77
LPC_AD3 68,77

-LPC_FRAME 68,77
IRQSER 68,77
-TPM_IRQ 76
-KBRC 68
-SUS_STA 68,77


LPCCLK_EC_24M 68
LPCCLK_DEBUG_24M 77


TBT_SNK0_DPHPD_D_R 14
DEVSLP1_MD2_SSD1 55
HDMI_HPD_R 14

-INT_MIC_DTCT 79
DEVSLP4_MD2_SSD2 56

ULT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PCH CNL-H USB3/LPC			
Size A4	Document Number PADME		Rev 1
Date: Monday, October 01, 2018		Sheet 19 of	110





ULT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH CNL-H GND/RSVD**

Size
A4

Document Number

PADME

Rev
1

Date: Monday, October 01, 2018

Sheet 22 of 110

GPP_B18/GSPI0_MOSI (No Reboot)		R2301
HIGH	Enable "No Reboot" Mode	ASM
LOW	Disable "No Reboot" Mode (Default)	NO ASM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A4	Document Number PADME	Rev 1
------------	---------------------------------	-----------------

Date: Monday, October 01, 2018 Sheet 23 of 110

XDP

TABLE : CPU ITP DEBUG REPORT

		NO Use	Individual Port	DCI 2.0 w/o connector
XDPR1	R2401	NO ASM	NO ASM	ASM
XDPR27	R2428	NO ASM	ASM	NO ASM
XDPR28	R2408	NO ASM	ASM	NO ASM
XDPR11	R2413	NO ASM	ASM	ASM
XDPR14	R2401	NO ASM	ASM	NO ASM
PCHR142	R2411	NO ASM	ASM	ASM
XDPR23	R2424	NO ASM	ASM	NO ASM
XDPR14	R2418	NO ASM	ASM	ASM
XDPR16	R2416	NO ASM	ASM	ASM
XDPR19	R2420	NO ASM	ASM	ASM
XDPR20	R2421	NO ASM	ASM	ASM
XDPR17	R2417	NO ASM	ASM	ASM
XDPR18	R2419	NO ASM	ASM	ASM
XDPR22	R2423	NO ASM	ASM	ASM
XDPR24	R2425	NO ASM	ASM	ASM
XDPR25	R2426	NO ASM	ASM	ASM
XDPR26	R2427	NO ASM	ASM	ASM


LOGIC

TABLE : PCH ITP DEBUG REPORT

		NO Use	Individual Port	DCI 2.0 w/o connector
XDP R8	R2409	NO ASM	ASM	NO ASM
XDP R21	R2422	NO ASM	ASM	NO ASM
XDP R23	R2424	NO ASM	ASM	NO ASM
XDP R13	R2414	NO ASM	ASM	NO ASM
XDP R15	R2415	NO ASM	ASM	NO ASM
XDP R9	R2410	NO ASM	ASM	NO ASM
XDP R10	R2412	NO ASM	ASM	NO ASM

LOGIC

PCHR31	R1711	NO ASM	ASM	NO ASM
PCHR32	R1712	NO ASM	ASM	NO ASM
PCHR33	R1713	NO ASM	ASM	NO ASM



ULT


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **XDP CONNECTOR**

Size A3	Document Number PADME	Rev 1
Date: Monday, October 01, 2018	Sheet 24 of 110	

RTC

RTC CONN



ULT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RTC BATTERY			
Size A4	Document Number PADME		Rev 1
Date: Monday, October 01, 2018	Sheet 25	of	110

Reserved

ULT

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title Reserved		
Size A4	Document Number PADME	Rev 1
Date: Monday, October 01, 2018		Sheet 27 of 110

Reserved

ULT

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title Reserved		
Size A4	Document Number PADME	Rev 1
Date: Monday, October 01, 2018		Sheet 28 of 110

Reserved



ULT





<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title Reserved		
Size A4	Document Number PADME	Rev 1
Date: Monday, October 01, 2018		Sheet 29 of 110

Reserved

ULT


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title Reserved	
Size A4	<div>Document Number</div> <div>PADME</div>
Date: Monday, October 01, 2018	<div>Rev 1</div>
Date: Monday, October 01, 2018	
Sheet 30 of 110	









ULT

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.










Need to BOM Control





Need to BOM Control







Need to BOM Control



Need to BOM Control




35.38 MEM_VREF



16 mil




MF=0



Need to BOM Control





MF=1





Need to BOM Control


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title N18P-Q3 VRAM CH-B		
Size A3	Document Number PADME	Rev 1
Date Monday, October 01, 2018	Sheet 36	of 110












THUNDERBOLT



Strap0 table for VRAM vendor		
Vendor	R4302	R4313
Samsung 8S@	NO ASM	100K 1%
Micron 8M@	100K 1%	NO ASM
Micron B-die	NO ASM	100K 1%

Strap1 table for VRAM vendor		
Vendor	R4303	R4314
Samsung 8S@	NO ASM	100K 1%
Micron 8M@	NO ASM	100K 1%
Micron B-die	NO ASM	100K 1%

Strap2 table for VRAM vendor		
Vendor	R4304	R4315
Samsung 8S@	NO ASM	100K 1%
Micron 8M@	NO ASM	100K 1%
Micron B-die	100K 1%	NO ASM

Table 5.3 RAMCFG

Strap Pins <small>see Note</small>			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)

Strap Pins <small>see Note</small>			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
M	H	L	14 (0x000E)
M	H	H	15 (0x000F)
H	L	M	16 (0x0010)
H	M	L	17 (0x0011)
H	M	H	18 (0x0012)
H	H	M	19 (0x0013)
L	M	M	20 (0x0014)
M	L	M	21 (0x0015)
M	M	L	22 (0x0016)
M	M	H	23 (0x0017)
M	H	M	24 (0x0018)
H	M	M	25 (0x0019)
M	M	M	26 (0x001A)

Table 5.4 Display Link to SORx_EXPOSED Mapping for Down Designs

Total Display Links (HDMI, DP or DVI)			See This Row of Table 5.5
Total Enabled for Audio (HDMI, DP or DVI)			
Is IFPD used? (Only supports eDP.)			
4	4	NO	15
4	3	YES	13
3	3	NO	14

Total Display Links (HDMI, DP or DVI)			See This Row of Table 5.5
Total Enabled for Audio (HDMI, DP or DVI)			
Is IFPD used? (Only supports eDP.)			
3	2	YES	12
2	2	NO	12
2	1	YES	8
1	1	NO	8
1	0	YES	0
No other configurations are supported.			

Table 5.5 SORx_EXPOSED Strap Enablement for Down Designs

Row Index	Strap Pins <small>see Note</small>			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
0	H	H	M	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)			
All other Strap Configurations				(Reserved)			

5.2.2.3 Assorted Configuration Straps



The following configurable characteristics of the graphics circuit share three physical strap pins:

- **SMB/ALT_ADDR Enable:** This strap function allows an alternate SMBus address to be configured, so that graphics circuits with multiple GPUs can have separate SMBus connections for each GPU. In dual GPU configurations, use of the alternate address on one GPU (by setting this function to '1') avoids conflicts between the two GPUs on an SMBus port. The "SMB_ALT_ADDR disabled" setting ('0') is correct for single-GPU graphics circuits. (see Section 13.3.2.1 for the SMBus address.)
- **DEVID_SEL:** NVIDIA defines an original and a re-brand Device ID on a per-GPU basis. This Device ID Select strap function allows selection between the original PCIe Device ID defined for the GPU (via a function setting of '0'), and the alternate "re-brand" Device ID defined for the GPU (via a function setting of '1').
- **PCIE_CFG:** This function sets electrical characteristics of PCIe lanes, in particular signal amplitude (swing). A setting of '0' selects normal (full) signal swing. N17x graphics circuits should strap for this setting. (A setting of '1' designates reduced signal amplitude, available if special concerns require. Consult NVIDIA for guidance.)
- **VGA_DEVICE:** This strap function is used to report the graphics circuit either as a 3D device (class code 302, designated by a setting of '0' for this strap) or as a VGA device (class code 300, designated by a setting of '1') to the host system. The 3D Device (class code 302, strap='0') setting is correct for most MS-Hybrid notebook GeForce graphics circuits.





Table 5.6 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins <small>Note 1</small>			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0












ULT




HDMI Re driver



HDMI






eDP DEMUX



DOCK DP Switch

Vendor	Vendor PN
NXP	CBT3257ABQ
Onsemi	74FST3257MNTWG




```



"-DGFX_OUTPUT_ENABLE" signal controls DOCK DP Bus switch
    HIGH : iGPU output is selected.
    LOW  : dGPU output is selected.

SEL : (L,H) = (B -> A, C ->A)
SEL : (L,H) = (dGPU, iGPU)
Aux
S : (L,H) = (nA to nB1, nA to nB2)
    = (dGPU, iGPU)


```




LCD CONN




need 2~3 empty pins between signals or other power net.



THUNDERBOLT



Power On Sequence



Power On Sequence

Parameter	Description	Min	Max	Units	Comments
Tpwpr	From VCC3P3_SX at 90% to RESET_N de-assertion	100	-	us	
Trst_rt	RESET_N rise time	0.1	500	ns	




TABLE I2C Addressing			
I2C1(to EC)	TBTA PORT	0x23	
	TBTB PORT	0x27	
I2C2(to AR)	TBTA PORT	0x38	
	TBTB PORT	0x3F	

BUSPOWER Config.
BP_NoWait

TABLE BUSPOWER Configuration (PD_ADCIN1 resistor divider)		
DIV = R5205 / (R5203 + R5205)		Configuration
DIV MIN	DIV MAX	
0.00	0.18	BP_NoResponses
0.20	0.38	BP_WaitFor3V3_Internal
0.40	0.58	BP_WaitFor3V3_External
0.60	1.00	BP_NoWait


← LOGIC


Wistron P/N	Orderable device	Pkg type	Pkg drawing	Pins	Device marking	Note
074.17010.0073	SN1701012RSLR	VQFN	RSL	48	TPS65988CE	Single-pad
071.17010.0003	SN1701012RJTR	VQFN	RJT	48	TPS65988CE	Split-pad

Dual footprint for TPS65988CE and TPS65988CE G

Select


Reserved

ULT		
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number PADME	Rev 1
Date: Monday, October 01, 2018		Sheet 53 of 110




M.2 SSD

M.2 SATA SSD



M.2 PCIe SSD



M.2 SSD slot 2
Type-M 2280


M.2 SSD2 L3

M.2 SSD2 L2

M.2 SSD2 L1



M.2 SSD2 L0

To EC




TABLE

PCIE_DETECT_SSD1	Device
LOW	SATA SSD
High	PCIe SSD



WLAN M.2






Reserved

ULT


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>M.2 WWAN CARD SLOT</div>		
Size <div>A4</div>	Document Number <div>PADME</div>	Rev <div>1</div>
Date: Monday, October 01, 2018		Sheet 58 of 110


TABLE FL85-FL88

1st: Murata, DLP115N900HL2
2nd: TDK, MCZ1210AH900L2TA0G



	Vendor	Description	Wistron PN
1st	LITTELFUSE	0603L035YR	069.4R350.0001
2nd	BOURNS	MF-FSMF035X-2	69.50013.091
3rd	AEM	PMS0603-035	XXX.





ULT

緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **MEDIA CARD CONTROLLER UHS-2**

Size A4	Document Number PADME	Rev 1
------------	---------------------------------	-----------------


Date: Monday, October 01, 2018	Sheet 61 of 110
--------------------------------	-----------------

From RTS5348



	WRITE PROTECT SWITCH		CARD DETECT SWITCH
	WRITE PROTECT POSITION	WRITE ENABLE POSITION	
CARD UNINSERTION	OPEN		OPEN
CARD HALF INSERTION	CLOSE		OPEN
CARD INSERTION	OPEN	CLOSE	CLOSE
N/O	OPEN		CLOSE

Standard SD Slot (UHS-II)



ULT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

MEDIA CARD INTERFACE UHS-2

Size

Document Number

Rev

A4

PADME

1

Date:


Monday, October 01, 2018

Sheet

62

of



110




AUDIO

NEAR AUDIO1 CONN


Headphone Jack
AUDIO CONN



AUDIO JACK SENSE



AUDIO





NEAR EXT MIC CONN




ULT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO EXT MIC I/F			
Size A4	Document Number PADME		Rev 1
Date: Monday, October 01, 2018		Sheet 65 of	110

AUDIO




AUDIO



ULT


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO BEEP			
Size A4	Document Number PADME		Rev 1
Date:	Monday, October 01, 2018	Sheet 67 of	110




From TE & Charger
From DCIN

To TE & PWR IC
To PWR IC

From Charger
From Charger





Thermal Diode Table		
ID	Device	Placed on
DIODE 1 (Q6903)	GPU DCDC	BOT
DIODE 2 (Q6905)	SSD	BOT
DIODE 3 (Q6907)	5M/3M	BOT
DIODE 4 (Q6902)	CPU DCDC	BOT
DIODE 5 (Q6904)	Charger	BOT
DIODE 6 (Q6906)	DIMM	BOT



From EC & Charger
From EC / PWR IC / Thunderbolt


To EC





TABLE



ID	Target	Location
RT7207	TBTA_VBUS20_F to VINT20_IN FET	PQ8301, PQ8302
RT7206	TBTA_VBUS20_F to VINT20_IN FET	PQ8303, PQ8304
RT7208	DCIN_PWR20_F to VINT20_IN FET	PQ8201, PQ8208
RT7201	VCC5M Switching FET	PQ8601
RT7202	VCC3M Switching FET	PQ8602
RT7205	Battery Charger Switching FET	PQ8502
RT7204	M-BAT-PWR to VINT20 FET	PQ8401, PQ8402
RT7203	VCC1R2A IC	PU9501
RT7210	VCC1R3SAVIDEO IC	PUA401
RT7211	VCCCPUCORE DrMOS	PU8801, PU8802
RT7212	VCCCPUCORE DrMOS	PU8901
RT7213	VCCCPUCORE DrMOS	PU8902
RT7209	VCCGFXCORE_I DrMOS	PU9001
RT7214	VCCSA DrMOS	PU9101
RT7215	VCCGFXCORE_D DrMOS	PUA301, PUA303
RT7216	VCCGFXCORE_D DrMOS	PUA302
RT7217	CPU Die	CPU1



Add 2 more PTC (RT7216 and RT7217)
Total 17 pcs

ULT

FAN



ULT

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **FAN CONNECTOR**

Size A4	Document Number PADME	Rev 1
Date: Monday, October 01, 2018		Sheet 73 of 110





















TABLE of USB Charge	
TI	SN1702001RTER (PG1.1)
Pericom	PI5USB2546HZHEX






TABLE of USB3.0 Single	
GMT	G548A1F51U
TI	TPS2069CDGMR-2



ULT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **USB POWER/CONNECTOR**

Size A3 Document Number **PADME** Rev **1**


Date: Monday, October 01, 2018 Sheet 74 of 110

TABLE

P/N	ADDR_SEL	Address
KX022-1020	H	3Eh (W) & 3Fh (R)
	L	3Ch (W) & 3Dh (R)
LIS2DWLTR	H	
	L	

TABLE of G-Sensor (U7501)




Vendor	P/N
Kionix	KX022-1020
ST Micro	LIS2DWLTR



ULT

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>APS G-SENSOR P-SENSOR</div>		
Size <div>A4</div>	Document Number <div>PADME</div>	Rev <div>1</div>
Date: Monday, October 01, 2018		Sheet 75 of 110

TPM



U7601	Vendor P/N	Lenovo P/N	Wistron P/N
Infineon	SLB9670VQ2.0 FW7.63.3353.00	SL80R44425	071.09670.0I03
ST Micro	ST33HTPH2E32AHB4	SL80L81401	071.33232.0G03

ULT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

DISCRETE TPM 2.0

Size A4

Document Number

Rev 1

Date

Monday, October 01, 2018


Sheet 76 of 110

PADME


LPC DEBUG PORT

To EC
From EC
From EC
From EC

69 -DOCK_ATTACHED_3M_R
68 BDC_ON_R
68 -WWAN_DISABLE_R
68 -WLAN_RF_KILL_R



Lenovo Debug Tool I/F




TABLE


REF DES	ENABLE	DISABLE
LPC1	ASM	NO_ASM
R7712	ASM	NO_ASM
R7713	ASM	NO_ASM
R7714	ASM	NO_ASM
R7715	ASM	NO_ASM

LOGIC

SMBUS SWITCH




Wistron LPC for Debug Card CONN



TABLE


REF DES	ENABLE	DISABLE
R7719	ASM	NO_ASM
R7720	ASM	NO_ASM
R7721	ASM	NO_ASM
R7722	ASM	NO_ASM
R7723	ASM	NO_ASM
R7724	ASM	NO_ASM
R7725	ASM	NO_ASM

LOGIC



ULT











SMART CARD





ULT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
SMART CARD			
Size A4	Document Number PADME		Rev 1
Date: Monday, October 01, 2018		Sheet 78 of	110

PWR BUTTON



CLICK PAD/FPR




ULT

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CLICK PAD/FPR			
Size	Document Number		Rev
A4	PADME		1
Date	Monday, October 01, 2018		Sheet 81 of 110

EC78_Remove & short

Total MLCC capacitance at DCIN connector is smaller than 1000pf to avoid LC resonance

6.75A Max



TABLE

PEAK SHIFT	YES	NO
PR8207	NO-ASM	ASM
PR8202	ASM	NO-ASM
PQ8206	ASM	NO-ASM
PQ8204	ASM	NO-ASM




LOGIC

ULT


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	PQ8301, PQ8302, PQ8303, PQ8304
1st	SI7153DN 084.07153.0037
2nd	TPCC8104 084.08104.B37

	PL8301, PL8302
1st	F8MJ2125HM210NT 068.00046.0061
2nd	




Add comment :
Keep these two signals as a pair routing




PQ8502
1st Infineon BSC0923NDI
075.00923.M001
2nd AOS AON6998

MLCCs (input capacitors at charger)
must placed symmetrically on TOP and BOTTOM side





PL8501
CYNTEC CMLE063T-2R2MS 0.68.2R210.1881
TKOKO FD5D0630-H-2R2M

MLCCs (output capacitors as charger) must placed symmetrically on TOP and BOTTOM side



6.5A MAX
CHARGER_OUT12

Add comment :
Keep these two signals as a pair routing



change pack to 0402
EC86

change to 150K 0201
EC86



keep more than 2.0mm height for
if acoustic noise suppression MLCC use

keep more than 2.0mm height for
if acoustic noise suppression MLCC use

Add comment :
MLCCs (Input capacitors at charger)
must placed symmetrically on TOP and BOTTOM side

Add comment :
MLCCs (Input capacitors at charger)
must placed symmetrically on TOP and BOTTOM side

	PQ8601
1st	Infineon BSC0923NDI 75.00923.073
2nd	AOS AON6998

	PQ8602
1st	Infineon BSC0923NDI 75.00923.073
2nd	AOS AON6998

Dual-N standard symbol to colay

Dual-N standard symbol to colay

Table PL8601
TDK SPM6530T-1R0M120 68.1R01A.11A
CYNTEC CMLE063T-1R0M5 068.R1010.1081

Table PL8602
TDK SPM6530T-1R0M120 68.1R01A.11A
CYNTEC CMLE063T-1R0M5 068.R1010.1081

	PT8601 PT8602 PT8603
1st	Panasonic 6TPE220MAPB 77.22271.39L
2nd	KEMET T520B227M006ATE025 077.C2271.0041
3rd	TOKIN PSLB20J227M25LQ


	PT8604 PT8605 PT8606
1st	Panasonic 6TPE220MAPB 77.22271.39L
2nd	KEMET T520B227M006ATE025 077.C2271.0041
3rd	TOKIN PSLB20J227M25LQ

PR8621	VCC5M
154K Ohm	5.08 V
158K Ohm	5.16 V
162K Ohm	5.24 V

PR8622	VCC3M
130K Ohm	3.30 V
133K Ohm	3.33 V
137K Ohm	3.37 V

Add comment :
Current Limit1
25.1A (17.5A - 38.1A)


Add comment :
Current Limit2
23.7A (16.9A - 35A)




VCCORE Feedback

VB00T Setting For Core/GT
24.9K ohm -> 0V
169K ohm -> 1.05V

EC88
Add: PWR_6AP
change GND symbol on this page ALL GND




MLCCs must be placed symmetrically on Top and Bottom.



MLCCs must be placed symmetrically on Top and Bottom.

This circuit is for Hexa core.
Please refer to the table in next page.


1uF 63 Pcs



ULT

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsin 221, Taiwan, R.O.C.

MLCCs must be placed symmetrically on Top and Bottom.



ULT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DC/DC VCCSA(NCP302045)**

Size A3 Document Number **PADME** Rev **1**

Date: Monday, October 01, 2018 Sheet 91 of 110





TABLE : NB694 MODE M1 (0 to GND)			
LP#	C1	C0	VOUT
0	X	X	0.000V
1	0	0	0.850V
1	0	1	0.875V
1	1	0	0.950V
1	1	1	0.975V

← SLP_S0#
← LOGIC



PQ9501
Infineon BSC0923NDI
075.00923.M001
2nd AOS AON6998




Table PL9501
TDK SPM6530T-1R0M120 68.1R01A.11A
CYNTEC CMLE063T-1R0MS 068.R1010.1081





TABLE for PC9515, PC9512
NEC TOKIN PSGB20E337M9 (80.3371V.A2L)
Panasonic ETPF330MA9L (077.23371.M001)
KEMET T520B337M2R5ATE009 (077.C3371.0051)

OCP : 16.7A (12.0A - 19.1A)
FSW : 500KHz

Table 1. S3/S5 Power State Control

STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)




ULT

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **DC/DC VCC2R5A**

Size A3 Document Number **PADME** Rev **1**

Date: Monday, October 01, 2018 Sheet 96 of 110



ULT


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **LOAD SW VCCST/VCCSTG**



Size A4	Document Number PADME	Rev 1
------------	---------------------------------	-----------------

Date: Monday, October 01, 2018 Sheet 97 of 110



VCC3LAN

0.25A



ULT

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LOAD SW LAN/VCC3_TBT

Size
A4





Document Number


PADME


Rev
1

Date: Monday, October 01, 2018




Sheet 99 of 110










EDP-Continue : 46 A
EDP-Peak : 110 A






2017/07/07 - 470 μ F_D2 change to 330 μ F_B2







ULT

0.3A**1.6A**

ULT

緯創資通**Wistron Corporation**21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.**Title**
LOAD SW VIDEO

Size Document Number

A4



PADME

Rev











1

Date: Monday, October 01, 2018

Sheet 106 of 110



ZZ.00PAD.5S1 ZZ.00PAD.5S1




ULT

5	4	3	2	1
D				D
C				C
B				B
A				A

ULT

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title LOAD BOM ONLY		
Size A4	Document Number PADME	Rev 1
Date: Monday, October 01, 2018	Sheet 108 of	110




Programmable output de-emphasis level setting for channel A.
A_DE0 and A_DE1: internally pulled down at ~150K

A_DE<1:0>	DE Level
00 (default)	-3.5dB
01	-6dB
10	-2.2dB
11	-7.5dB


Equalizer control and program for channel A.
A_EQ0, A_EQ1 and A_EQ2: internally pulled down at ~150K

A_EQ<2:0>	EQ Level
000 (default)	14dB
001	10dB
010	8dB
011	4dB
100	16dB
101	17dB
110	19dB
111	21dB



Internally pulled down at ~150KΩ

A_SWING	Swing Adjustment	B_SWING	Swing Adjustment
0 (default)	Default	0 (default)	Default
1	Increase 10%	1	Increase 10%




Programmable output de-emphasis level setting for channel B.
B_DE0 and B_DE1: internally pulled down at ~150K

B_DE<1:0>	DE Level
00 (default)	-3.5dB
01	-6dB
10	-2.2dB
11	-7.5dB


Equalizer control and program for channel B.
B_EQ0, B_EQ1 and B_EQ2: internally pulled down at ~150K


B_EQ<2:0>	EQ Level
000 (default)	14dB
001	10dB
010	8dB
011	4dB
100	16dB
101	17dB
110	19dB
111	21dB



Internally pulled down at ~150KΩ

MODE	Operation Mode
0 (default)	SATA
1	PCIe





```

42 TBT_SNKO_AUXP <<<< CB284 1
42 TBT_SNKO_AUXN <<<< CB290 1
42 TBT_SNKO_DP0P <<<< CB231 1
42 TBT_SNKO_DP0N <<<< CB29 1
42 TBT_SNKO_DP1P <<<< CB227 1
42 TBT_SNKO_DP1N <<<< CB26 1
42 TBT_SNKO_DP2P <<<< CB23 1
42 TBT_SNKO_DP2N <<<< CB221 1
42 TBT_SNKO_DP3P <<<< CB27 1
42 TBT_SNKO_DP3N <<<< CB213 1


```



```

42 TBT_SNK1_AUXP >>> CBZ82
42 TBT_SNK1_AUXN >>> CBZ88
42 TBT_SNK1_DP0P >>> CBZ72
42 TBT_SNK1_DP0N >>> CBZ70
42 TBT_SNK1_DP1P >>> CBZ68
42 TBT_SNK1_DP1N >>> CBZ66
42 TBT_SNK1_DP2P >>> CBZ64
42 TBT_SNK1_DP2N >>> CBZ62
42 TBT_SNK1_DP3P >>> CBZ60
42 TBT_SNK1_DP3N >>> CBZ58

```



```
CFG1=
L : Auto EQ enabled, EQ automatically adjusted based on link training.
H : EQ disable

CFG2=
L : PS8460 output is dynamically adjusted based on link training.
H : PS8460 output is fixed to 400mv/0db.

CFG0=
L : PS8460 is configured to Auto jitter cleaning mode
M : PS8460 is configured to Redriving mode
H : PS8460 is configured to Full jitter cleaning mode
```

